In the present work, two approaches for the phase current measurement of a permanent magnet synchronous motor (PMSM) were compared. The measured phase current was distorted by glitches, and a software method to eliminate these glitches was necessary. An averaging of samples was carried out, and the experimental results indicated that averaging was essential for further calculations. Moreover, the PMSM operated smoothly, and the difference between the set point and the actual speed was reduced for the full range of loads from the free run up to a full load. The increasing popularity of field-programmable gate array (FPGA) devices has encouraged developments in PMSM controllers using a direct hardware approach and the classic software approach utilizing a digital signal processor unit. In this study, the selected performance of TMS320F2812 and Spartan-3E were compared. This paper proposes an original adaptive correction method for a current transducer.
Introduction
Recent advances in car designs have partially originated from the dynamic development of electric power drive systems. The most promising is the permanent magnet synchronous motor (PMSM) due to its low weight, small size, high efficiency, and torque. Electric motors built using NdFeB permanent magnets have a simple structure [1] . The motor stator is usually similar to the stator of induction motors, and the rotor consists of permanent magnets. The magnets and the armature winding are positioned so that the electromotive force (EMF) generated as a result of rotation is sinusoidal. PMSM motors operate in a wide range of rotation speeds [1] [2] [3] . Due to construction with an electronic commutator, these motors require a power electronic drive system, typically using field-oriented control (FOC). The essential features of motors with permanent magnets are low weight, high efficiency, and torque. All of these features are very important for electric vehicle design.
In electrical engineering, current sensing is one of several techniques used to measure electric current. The selection of a current sensing method depends on requirements such as magnitude, accuracy, bandwidth, robustness, cost, isolation, and size.
Low-side current sensing is when the voltage is measured across a sense resistor that is placed between the load and the ground. Figure 1a shows the configuration for low-side current sensing. High-side current sensing is when the voltage is measured across a sense resistor that is placed between the load and the power supply. Figure 1b shows the configuration for high-side current sensing. Current sense amplifiers (Figure 1c ), also called current shunt monitors, are specialized differential amplifiers with a precisely matched resistive gain network with the following characteristics:
• designed to monitor the current flow by measuring the voltage drop across a sense element, typically a shunt resistor; • tend to be easier to use, more precise, and less prone to noise.
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An isolation amplifier is a form of differential amplifier that allows the measurement of small signals in the presence of a high common-mode voltage by providing electrical isolation and an electrical safety barrier (Figure 1e ).
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Features:
• The CASR series current transducer has insulated, highly accurate measurements from 1.5 to 50 Arms. It has been specially designed to respond to the technology advances in drives and inverters The current transducer has three windings that can be connected in series, in parallel, or in series in parallel depending on the current measuring range.
• The CASR series current transducer has insulated, highly accurate measurements from 1.5 to 50 Arms. It has been specially designed to respond to the technology advances in drives and inverters in an industrial environment requiring better performance. The closed-loop fluxgate technology of the current transducer measures current over a wide frequency range, including direct current (DC). It provides contact-free coupling to the current that needs to be measured as well as safe galvanic isolation and high reliability. Its output signal is an accurate, high-resolution image of the primary current with a very short delay. In higher frequency ranges, this transducer functions exactly the same way as current transformers, where a relatively small induced voltage in the secondary winding is capable of driving the secondary current through the secondary winding and, most importantly, through the burden resistor. A low induced voltage equals low magnetic flux in the magnetic core, which is the reason for the good accuracy [4].
The closed loop takes a secondary winding to the output. This secondary winding is wrapped around the magnetic circuit in a way that the secondary current creates a magnetic field in opposition to that created by the primary current. This creates a relatively flux-less core. The benefits of the closed loop are virtual lack of eddy currents and higher bandwidth. The output can be modelled as a current source with a current proportional to the primary current in a ratio determined by the secondary winding count. The fact that the gain is determined by the secondary windings count makes it virtually immune to gain change over temperature. A closed-loop transducer data sheet shows a very low temperature effect on gain characteristic. The current output is a benefit as it is less susceptible to noise sources within the application. The output current of a closed loop is typically driven through a burden resistor (R m ). The current passing thorough the resistor creates a voltage drop that be driven to the internal current sense amplifier and can be measured by an analogue-to-digital converter (ADC) [4].
Control Unit for the PMSM
To achieve high-quality control of the PMSM, the FOC technique is used. These algorithms make it possible to control both rotation speed and torque. A schematic block diagram of the control system is given in Figure 3 . The vector control of the PMSM is based on feedback signal measurement (stator winding current and angular position of the rotor). The obtained values are subject to transformations to a two-phase circuit. Next, new values for phase voltages are calculated based on the measured and required settings. In the next step, the rotating reference system is transformed into a three-phase static reference system. Based on computed voltage values, the power module of the inverter is controlled. Embedded sensors provide currents for phases of the motor and the rotation angle of the motor shaft. The current sensor output is passed through an antialiasing filter and applied to ADC inputs. Next, continuous signals are sampled and quantized. The obtained phase currents are transformed using the Clarke transform, resulting from the computation of i α and i β [5] [6] [7] [8] [9] [10] [11] .
Next, the rotor position (θ) is used to carry out the Park transform. This makes it possible to compute the (i d , i q ) values in the rotating coordinate system. As a result of the foregoing calculations, the values of the currents (i ds , i qs ) are obtained. In the next step, the differences in the already calculated values of the currents (i ds , i qs ) and the set point values (i ds *, i qs *) are computed and applied to the proportional-integral (PI) controller. This allows the values for the voltages (u qs *, u ds *) of the rotating coordinate system to be determined. To drive the power inverter, the inverse Park transform is first computed. This links the current shaft position with the rotating coordinate system to project it to a static coordinate system (u α , u β ). Computed values serve as the basis to calculate the instantaneous voltages (u a , u b , u c ) delivered from the inverter. To control the power transistor switches, voltage values are transformed to T 1 -T 6 digital waveforms with respective duty factors. These values are delivered by the pulse width modulation (PWM) module dedicated to controlling the power transistors of the inverter. Direct conversion from the two-phase system (u α , u β ) to the three-phase voltage system (u a , u b , u c ) is obtained by space vector modulation (SVM). The motor rotation speed ω r is calculated based on the difference in shaft rotation angle in a given period of time. This calculation can be performed by summing the increase in the shaft position from a given number of shaft position Energies 2020, 13, 209 5 of 16 samples. The difference between the current rpm ω r and given rpm ω r * is passed to the input of the PI regulator, which then calculates the new value of i qs * that corresponds to the control of the motor torque. The procedure for flux control by means of i ds * is very similar. The equations for the Clarke and Park transformations are represented in Equations (1) and (2), respectively:
The inverse Clarke transformation is just a rotation of input values by the shaft position angle (3):
By transforming the stationary αβ-axis frame to the stationary three-axis frame, the three-phase reference frame of the stator is presented in Equation (4):
Measurement of motor phase currents i a , i b , and i c is fundamental in controlling a PMSM permanent magnet motor with a sinusoidal distribution of the EMF [12] [13] [14] . current with a very short delay. In higher frequency ranges, this transducer functions exactly the same way as current transformers, where a relatively small induced voltage in the secondary winding is capable of driving the secondary current through the secondary winding and, most importantly, through the burden resistor. A low induced voltage equals low magnetic flux in the magnetic core, which is the reason for the good accuracy [4].
The closed loop takes a secondary winding to the output. This secondary winding is wrapped around the magnetic circuit in a way that the secondary current creates a magnetic field in opposition to that created by the primary current. This creates a relatively flux-less core. The benefits of the closed loop are virtual lack of eddy currents and higher bandwidth. The output can be modelled as a current source with a current proportional to the primary current in a ratio determined by the secondary winding count. The fact that the gain is determined by the secondary windings count makes it virtually immune to gain change over temperature. A closed-loop transducer data sheet shows a very low temperature effect on gain characteristic. The current output is a benefit as it is less susceptible to noise sources within the application. The output current of a closed loop is typically driven through a burden resistor (Rm). The current passing thorough the resistor creates a voltage drop that be driven to the internal current sense amplifier and can be measured by an analogue-to-digital converter (ADC) [4].
To achieve high-quality control of the PMSM, the FOC technique is used. These algorithms make it possible to control both rotation speed and torque. A schematic block diagram of the control system is given in Figure 3 . The vector control of the PMSM is based on feedback signal measurement (stator winding current and angular position of the rotor). The obtained values are subject to transformations to a two-phase circuit. Next, new values for phase voltages are calculated based on the measured and required settings. In the next step, the rotating reference system is transformed into a three-phase static reference system. Based on computed voltage values, the power module of the inverter is controlled. Embedded sensors provide currents for phases of the motor and the rotation angle of the motor shaft. The current sensor output is passed through an antialiasing filter and applied to ADC inputs. Next, continuous signals are sampled and quantized. The obtained phase currents are transformed using the Clarke transform, resulting from the computation of iα and iβ [5] [6] [7] [8] [9] [10] [11] . 
Materials and Methods
To perform the planned experiments, a laboratory setup was prepared ( Figure 4 ). 
To perform the planned experiments, a laboratory setup was prepared ( Figure 4 ). The PMSM was linked to a torque measuring (TM) device, a generator (G), and an encoder (E) by means of a common shaft. A three-phase 1 kW brushless DC (BLDC) motor worked as the generator. A DATAFLEX 22/20 device (KTR, Germany) placed on the torque-measuring shaft was used for torque sensing [15] . A detailed block diagram of the control unit is presented in Figure 5 . The PMSM was linked to a torque measuring (TM) device, a generator (G), and an encoder (E) by means of a common shaft. A three-phase 1 kW brushless DC (BLDC) motor worked as the generator. A DATAFLEX 22/20 device (KTR, Germany) placed on the torque-measuring shaft was used for torque sensing [15] . A detailed block diagram of the control unit is presented in Figure 5 .
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Discussion
This paper presents two approaches to an instantaneous current measurement system for a PMSM control unit. The first implementation utilized a programmatic approach using a DSP system, and its performance was compared with direct hardware implementation using an FPGA device. An essential problem of this current measurement is the significant noise component caused by the inverter module. To reduce the noise component from a useful signal, averaging was applied. This required an increasing number of samples taken by the ADC during the period of inverter operation. According to the experiments, the number of samples was found to be between 16 and 32. The basic period of the inverter was set to 125 µs. In the case of programmatic implementation, an increase in the number of samples collected in a short time interval increased the time dependencies that must be met in a given time. During this time, the DSP system is supposed to manage not only ADC acquisition but also acquire shaft position. Those items were ignored to calculate the parameters for inverter control. The direct hardware implementation brings completely new quality to signal processing. In contrast to programmatic implementation, direct hardware implementation offers massive parallel processing. The exact computation time is known at the time of design of a hardware controller. The sampling process can be flexibly set up to obtain the maximum performance of an ADC converter. Designing a direct hardware implementation is significantly more complex than designing a program running on a DSP controller. Thanks to hardware description languages (HDL) and transaction-based simulation techniques, it is possible to reduce hardware development times. It is even possible to use advance math modelling environments, such as MATLAB and Simulink, with Hardware Description Language (HDL) described systems. The developed direct hardware implementation of the controller offers significantly better parameters 
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Selected features of the TMS320F2812 and the Spartan-3E are shown in Table 3 . Table 3 . Selected features of the TMS320F2812 and the Spartan-3E [16, 17, 19, 20] . The selected performance of the TMS320F2812 and the Spartan-3E are presented in Table 4 . The measurement time of a single current sample by the DSP is affected by the time the interrupt is received from the ADC. In the case of FPGA, due to parallel processing, the current measurement process can be done continuously, limited only by the performance of the ADC used or the required sampling period. For the DSP system, the next series of phase current measurements can be made only after measuring shaft position and FOC calculations. This is the reason the frequency of current measurement was only about 16 kHz. In the case of the FPGA, due to completely autonomous measurement channel, frequency of current measurement can be the maximum and is limited by the time of the ADC processing. As can be seen in Table 4 , the FPGA achieved the best computation time due to the high level of parallelism.
Parameter

Conclusions
The correct measurement of instantaneous PMSM phase currents is very important for the FOC technique. A vital part of this method is also the measurement of the instantaneous shaft position. Both the phase current and shaft position are essential for calculations in the FOC-based control system. The correct measurement of phase currents, together with the correct measurements of the shaft angle, assures correct computation of phase voltages delivered by inverter switches to motor windings. The method requires the measurement of the instantaneous value at given moments in time to precisely calculate current driving parameters. All errors introduced in the measurement of those two quantities lead to improper control and assessment of load and rotation speed. Work on direct hardware implementation is ongoing and is expected to deliver a simplified methodology for designing inverter controllers of motor drives that are directly implemented in hardware with minimal requirements of hardware resources.
The original scientific contribution of this work is in comparing existing current measurement methods and selecting the best one. The purpose of the article was to show that the measurement of Energies 2020, 13, 209 15 of 16 PMSM phase currents in the presence of interference could cause problems. The proposed method is to average the measured current samples. The averaging time is important when it comes to control by means of FOC because the control unit, apart from the correct current measurement, still has to make many calculations. Therefore, it has been shown that the use of FPGA is more desirable than the use of DSP. The application of the proposed method is of practical importance because it can be used in the industry.
